The following exam is open book and open notes. You may feel free to use whatever additional reference material you wish, but no electronic aids are allowed. Please note the following instructions. There will be a ten point deduction for failure to comply with them:

- start each problem on a new sheet of paper
- write your social security number, but not your name, on each sheet of paper you turn in
- show your work whenever appropriate. There can be no partial credit unless I see how answers were arrived
- be succinct. You may lose points for facts that, while true, are not relevant to the question at hand

You have until 10:00 to finish the exam. The questions are equally weighted.

1. One of the most striking features of the Cray-1 instruction set was its use of vector instructions, which would execute an operation on corresponding elements of arrays. So, for instance,

   \[
   \text{vmul V1, V2, V3}
   \]

   would effectively execute the loop

   \[
   \text{for } (i = 0; i < 64; i++)
   \]

   \[
   V1[i] = V2[i]*V3[i];
   \]

   (a) Why did these instructions give the Cray-1 a performance advantage?

   (b) Would they still result in an advantage for a modern computer capable of out of order execution, such as a MIPS R10000 or a Pentium 4?

2. In an Alewife system variable \( x \) is homed on processor \( P1 \), and initially has a processor set \( P = {} \). Suppose the following sequence of memory operations takes place:

   \[
   \begin{array}{c|c}
   \text{P2:} & w(x) 1 \\
   \text{P3:} & r(x) 1 w(x) 2 \\
   \end{array}
   \]

   What are the messages that must be passed among the processors to accomplish this?

3. Suppose the following programs are executed on a multiprocessor using an MESI snoopy cache protocol, in the order shown (so \( P1 \) executes its program, then \( P2 \) executes its program). What will the states of the variables be in the two processors’ caches after this? Assume the three variables map to different cache blocks, and initially the caches are all empty. I realize \( z \) is being used uninitialized; that’s OK.

   \[
   \begin{align*}
   \text{P1:} & \quad y = 1; \\
   \text{P2:} & \quad x = y + z;
   \end{align*}
   \]

4. Here are some terms that appeared in the wormhole routing paper. What do they mean?

   (a) Minimal (in the sense of a minimal routing algorithm)

   (b) Deadlock
5. Consider the following three one-line programs:

\[
\begin{align*}
P1 & \quad P2 & \quad P3 \\
x = 1; & \quad y = 2; & \quad z = x + y; \\
\end{align*}
\]

(a) Using the notation we’ve been using to show memory operations (as in Problem 2), show that it is possible, under lazy release consistency, for \(P1\) and \(P2\) to execute before \(P3\) but for \(z\)’s final result to be 2. Assume \(x\), \(y\), and \(z\) are all in separate cache blocks.

(b) Now add appropriate barrier operations to ensure that \(z\)’s final value is 1. Show both the modified programs and the new memory operations diagram.

6. The following 13 bits contain eight bits of data, 4 check bits, and one overall parity bit (so it’s a single-error correcting, double-error detecting code). The table shows the bit numbering, the definition of the bit in each position (C for Check, D for Data, or P for Parity)

<table>
<thead>
<tr>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1</td>
<td>C2</td>
<td>D1</td>
<td>C3</td>
<td>D2</td>
<td>D3</td>
<td>D4</td>
<td>C4</td>
<td>D5</td>
<td>D6</td>
<td>D7</td>
<td>D8</td>
<td>P</td>
</tr>
</tbody>
</table>

| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |

This data may be correct, may have a one-bit error, or may have a two-bit error. Which is it? If it’s a 1-bit error, what is the correct data?