The MIPS CPU Architecture