Department of Computer Science Operating Systems Qualifying Exam Fall, 2009 Solutions

The following exam is open book and open notes. You may feel free to use whatever additional reference material you wish, but **no electronic aids** are allowed.

Please note the following:

- Write your banner ID, but not your name, on every piece of paper you turn in.
- Diagrams used in your answers must be sufficiently clear that they can be unambiguously interpreted. This especially includes timing relationships.
- show your work whenever appropriate. There can be no partial credit unless you show how you derived your answers
- be succinct. You may lose points for facts that, while true, are not relevant to the question at hand
- 1. (20 points) A virtual machine environment will typically represent its disk as a file in the host machine's filesystem. Suppose the guest machine initiates a disk write, and the host crashes before the write has been completed on the physical hardware.

If the host machine uses a journalling filesystem that guarantees host filesystem metadata integrity but not host filesystem data integrity, can the guest filesystem suffer a loss of metadata integrity?

It depends on the guest filesystem. The host filesystem's guarantee of metadata integrity doesn't apply to the guest filesystem's metadata, since that's just data to the host. If the guest filesystem also guarantees metadata integrity, the metadata is safe.

2. (15 points) The following message, including information and CRC check bits, arrives:

```
101010101010
```

The left-most bit shown in the line above arrives first, and is the most-significant bit. The CRC polynomial is $1+x+x^3$

- (a) Which bits are the information, and which are the check bits? *The first* 101010101 is information, and the final 010 are check bits.
- (b) Has the message been corrupted?

The remainder is non-zero, so the message is corrupt.

3. (30 points) Assume the following code is executed on an Alewife using the LimitLESS protocol:

| P1 | P2 | P3 | | |
|--------|------------|------------|--|--|
| x=1; | | | | |
| | y = x + 1; | | | |
| | | y = x + 2; | | |
| x = y; | | | | |

The code is executed as shown in the table; *i.e.* first processor P1 executes its assignment, then processor P2 executes its assignment, and so forth. There are no additional synchronization operations; it "just happens" this way. Variables x and y are both homed on processor P1. Initially, their processor sets are empty, and their initial values are all 0.

(a) Using the standard memory operation notation, express the operations that occur as a result of this code (a description of the notation follows this exam for reference).

| <i>P1</i> | W(x)1 | | | | | R(y)3 | W(x)3 |
|-----------|-------|------------------------|-------|-------|-------|-------|-------|
| P2 | | <i>R</i> (<i>x</i>)1 | W(y)2 | | | | |
| P3 | | | | R(x)1 | W(y)3 | | |

(b) Give all the messages that are needed for executing each of the memory operations in this code. Be sure to specify the source node, destination node, and message type for each message.

| | | Sender | Message | Variable | Recipient |
|----------|---|--------|---------|----------|-----------|
| P1:W(x)1 | 1 | P1 | WREQ | х | P1 |
| | 2 | P1 | WDATA | х | P1 |
| P2:R(x)1 | | P2 | RREQ | х | P1 |
| | | P1 | INV | х | P1 |
| | | P1 | UPDATE | x | P1 |
| | | P1 | RDATA | x | P2 |
| P2:W(y)2 | | P2 | WREQ | у | P1 |
| | | P1 | WDATA | у | P2 |
| P3:R(x)1 | | Р3 | RREQ | х | P1 |
| | | P1 | RDATA | X | P3 |
| P3:W(y)3 | | Р3 | WDATA | у | P1 |
| | | P1 | INV | у | P2 |
| | | P2 | UPDATE | у | P1 |
| | | P1 | WDATA | у | Р3 |
| P1:R(y)3 | | P1 | RREQ | у | P1 |
| | | P1 | INV | у | Р3 |
| | | Р3 | UPDATE | у | P1 |
| P1:W(x)3 | | P1 | WREQ | х | P1 |
| | | P1 | INV | х | P2 |
| | | P1 | INV | х | Р3 |
| | | P2 | ACKC | х | P1 |
| | | Р3 | ACKC | х | P1 |
| | | P1 | WDATA | х | P1 |

- 4. (20 points) Some computer system uses a uses a hashed page table for virtual memory, with the following characteristics (as usual for these questions, the sizes given are unrealistically small in order to make the problem tractable):
 - Total size of virtual memory: 256 bytes
 - Size of a page: 16 bytes
 - Number of entries in primary hashed page table: 8

Note that there was a typographical error in the question: the total size of virtual memory should have been 65,536 bytes. This was corrected during the exam.

- (a) How wide is a virtual address? 16 bits, since $2^{16} = 65,536$
- (b) How wide is the offset field?
- (c) 4 bits, since $2^4 = 16$
- (d) Suppose we use a standard modulo function to perform the hash for a lookup in the hashed page table. What is the hash function?

VPN mod 8

(e) Suppose the primary hash table and the external collision resolution table have the following contents:

Primary Hash Table

Index VPN PFN Next 0 a18 1 2 210 5 012 3 bf3 13c 0 4 900 6 CCC 5 135 abc 9 6 7 fff 3 ac7

Collision Resolution Table

| Index | VPN | PFN | Next |
|-------|-----|-----|------|
| 0 | bfb | a79 | |
| 1 | 59d | 000 | |
| 2 | | | |
| 3 | 33f | dd9 | а |
| 4 | | | |
| 5 | 89a | 047 | 8 |
| 6 | 194 | f90 | b |
| 7 | | | |
| 8 | 123 | 339 | |
| 9 | 475 | 179 | 1 |
| а | b47 | 231 | |
| b | abc | ca0 | |

In this table, invalid entries are shown as blank. All numbers in the table are expressed in hexadecimal.

What will be the result of trying to translate each of the following virtual addresses to a physical address?

- i. 0123
 - 012 mod 8 = 2, so we look in entry 2. The VPN matches, so we have a hit. The PFN in the entry is 210, so the translated address is 2103.
- ii. 3210
 - $321 \mod 8 = 1$, so we look in entry 1. The entry is empty, so we have a page fault.
- iii. 89ab
 - $89a \mod 8 = 2$, so we look in entry 2. The VPN doesn't match, so we follow the Next link to entry 5 in the collision resolution table. The VPN matches, so we have a hit. The PFN in the entry is 047, so the translated address is 047b.
- iv. fedc
 - fed mod~8 = 5, so we look in entry 5. The VPN doesn't match, so we go to entry 9 in the collision resolution table. This VPN also doesn't match, so we go on to entry 1 in the collision resolution table. The VPN still doesn't match, but there is no Next pointer this time so we have a page fault.
- 5. (15 points) Computer schedulers being tuned for good interactive response typically use a smaller time quantum than schedulers being tuned for good computing throughput. Why?

A longer quantum tends to give better throughput, since the cache and VM hit rates can get higher. However, the fact that the quantum is longer can lead to a greater delay before the scheduler "notices" that input is available to be processed; consequently, a system tuned for interactive response will use a smaller quantum.

Would you expect a web server to show better performance with a shorter or a longer quantum?

Longer. Throughput is more important to a web server than response time.

A Memory Operation Notation

This appendix provides a brief review of the memory operation notation being used in this exam.

A.1 Operations

In this notation, a memory operation is represented with the characters op (var) val where

- op is the operation: R is used for a read operation, and W is used for a write operation.
 - var is the variable to be read or written.
 - val is the value that is read or written.

So, using this notation, $\mathbb{W}(x)$ 1 means "write the value 1 to the variable x", and $\mathbb{R}(y)$ 2 means "read the value of y from memory. The value memory returned is 2.

A.2 Sequences of Operations

A sequence of operations performed by a single processor is written horizontally on a line:

states that a processor first reads the value of x, and obtains a 0. It then writes x to memory again; the value it writes is a 1.

An example of a line of C code which might result in this sequence of memory operations is

$$x = x + 1;$$

As we can see, the addition performed by the processor has been abstracted away: all that is shown in the memory operation notation is the actual memory operations performed.

A.3 Multiprocessor Memory Operations

Finally, if we have several processors performing memory operations, we represent each processor's operations on a line, like this:

In this example, P1 and P2 simultaneously read x, and both obtain a value of 0. In the second time unit P1 writes a new value to x (a 1), and on the third time unit P2 writes a new value to x (a 2). The final value of x in this example is 2.

It's important to keep in mind that there is nothing saying that this is the only possible sequence of operations – from the information provided, P2 could equally well have written its result first, or it might not have even read x until after P1 had written it. The notation merely specifies what did happen, it *doesn't* say there's any reason it needed to happen that way.

A.4 Extensions

There are a variety of extensions to this notation, to either insert synchronization or to explicitly represent communication. Those are beyond the scope of what we need for this!